首页> 外文期刊>IEICE Transactions on Information and Systems >FPGA Implementation of Metastability-Based True Random Number Generator
【24h】

FPGA Implementation of Metastability-Based True Random Number Generator

机译:基于亚稳定性的真随机数发生器的FPGA实现

获取原文
获取原文并翻译 | 示例
       

摘要

True random number generators (TRNGs) are important as a basis for computer security. Though there are some TRNGs composed of analog circuit, the use of digital circuits is desired for the application of TRNGs to logic LSIs. Some of the digital TRNGs utilize jitter in free-running ring oscillators as a source of entropy, which consume large power. Another type of TRNG exploits the metastability of a latch to generate entropy. Although this kind of TRNG has been mostly implemented with full-custom LSI technology, this study presents an implementation based on common FPGA technology. Our TRNG is comprised of logic gates only, and can be integrated in any kind of logic LSI. The RS latch in our TRNG is implemented as a hard-macro to guarantee the quality of randomness by minimizing the signal skew and load imbalance of internal nodes. To improve the quality and throughput, the output of 64-256 latches are XOR'ed. The derived design was verified on a Xilinx Virtex-4 FPGA (XC4VFX20), and passed NIST statistical test suite without post-processing. Our TRNG with 256 latches occupies 580 slices, while achieving 12.5 Mbps throughput.
机译:真实随机数生成器(TRNG)作为计算机安全性的基础很重要。尽管存在一些由模拟电路组成的TRNG,但仍需要使用数字电路来将TRNG应用到逻辑LSI。一些数字TRNG利用自由运行的环形振荡器中的抖动作为熵的源,这会消耗大量功率。 TRNG的另一种类型利用闩锁的亚稳定性来生成熵。尽管这种TRNG大多是使用全定制LSI技术实现的,但本研究提出了一种基于通用FPGA技术的实现。我们的TRNG仅包含逻辑门,并且可以集成在任何类型的逻辑LSI中。我们的TRNG中的RS锁存器实现为硬宏,可通过最大程度地减少内部节点的信号偏斜和负载不平衡来保证随机性。为了提高质量和吞吐量,对64-256个锁存器的输出进行了XOR运算。派生的设计在Xilinx Virtex-4 FPGA(XC4VFX20)上进行了验证,并通过了NIST统计测试套件,而无需进行后处理。我们的具有256个锁存器的TRNG占用580个切片,同时实现12.5 Mbps的吞吐量。

著录项

  • 来源
    《IEICE Transactions on Information and Systems》 |2012年第2期|p.426-436|共11页
  • 作者

    Hisashi HATA; Shuichi ICHIKAWA;

  • 作者单位

    Department of Knowledge-based Information Engineering, Toyohashi University of Technology, Toyohashi-shi, 441-8580 Japan;

    Department of Knowledge-based Information Engineering, Toyohashi University of Technology, Toyohashi-shi, 441-8580 Japan;

  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    TRNG; synchronous digital circuit; FPGA; entropy;

    机译:TRNG;同步数字电路;FPGA;熵;
  • 入库时间 2022-08-18 00:26:18

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号