首页> 外文期刊>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences >A Second-Order Sigma-Delta Modulator with a Gain Scaling of ADC and a Simple Multibit DAC
【24h】

A Second-Order Sigma-Delta Modulator with a Gain Scaling of ADC and a Simple Multibit DAC

机译:具有ADC增益缩放和简单多位DAC的二阶Sigma-Delta调制器

获取原文
获取原文并翻译 | 示例

摘要

A second-order sigma-delta modulator with a 3-bit internal quantizer featuring a gain scaling of an internal ADC and a very simple internal DAC has been designed and im- plemented in a 0.8μm double-poly double-metal CMOS process. We improved the performance of the modulator with the gain scaling of a 3-bit internal ADC and design of the internal error- free DAC with using simple logic gates.
机译:设计并实现了具有3位内部量化器的二阶sigma-delta调制器,该内部量化器具有内部ADC的增益缩放和非常简单的内部DAC,并在0.8μm的双多晶硅双金属CMOS工艺中实现。我们通过3位内部ADC的增益缩放来改善调制器的性能,并使用简单的逻辑门设计了内部无差错DAC。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号