Reversible Energy Recovery Logic Circuits and Its 8-Phase Clocked Power Generator for Ultra-Low-Power Applications

摘要

We proposed Reversible Energy Recovery Logic (RERL) using an 8-phase clocking scheme [1], which is a dual- rail reversible adiabatic logic for ultra--low--energy applications. Because we eliminated non-adiabatic energy loss in RERL by us- ing the concept of reversible logic, RERL has only adiabatic and leakage losses. In this paper we explain its operation and logic design and present its simulation and experimental results. We also present an energy-efficient 8-phase, clocked power genera- tor that uses an off chip inductor. With simulation results for the full adder, we confirmed that the RERL circuit consumed substantially less energy than other logic circuits at low-speed operation. We evaluated a test chip implemented with a 0.6-Um CAIOS technology, which integrated a chain of inverters with a clocked power generator. In the experimental results, the RERL circuit consumed only 4.5/100 of the dissipated energy of a static CMOS circuit at an optimal operating speed of 40 kHz. In con- clusion, RERL is suitable for the applications that do not require high performance but low--energy consumption because its energy consumption can be decreased to the minimum by reducing the operating frequency until adiabatic and leakage losses are equal.