首页> 外文期刊>IEEE Transactions on Circuits and Systems >Crosstalk analysis of interconnection lines and packages in high-speed integrated circuits
【24h】

Crosstalk analysis of interconnection lines and packages in high-speed integrated circuits

机译:高速集成电路中互连线和封装的串扰分析

获取原文
获取原文并翻译 | 示例
           

摘要

A novel approach for the analysis of crosstalk, propagation delay, and pulse distortion of interconnects in high-speed integrated circuits, packages, and circuit boards is presented. Based on frequency-domain modal analysis, a set of formulas is derived to describe the voltage and current transfer functions of coupled interconnects with arbitrary linear termination impedances and used to obtain analytical expressions for the time-domain waveforms for lossless multiconductors interconnection lines. The weak-coupling assumption is found to be only marginally valid. In a typical interconnection configuration, the secondary coupling of the disturbed line on the original signal line substantial and must be taken into account for accurate prediction of the waveforms. Simulation results are given to illustrate the influence of the layout parameters of the interconnects and the rise or fall times of the source signal. It is shown that ground conductors need to be placed on both sides of each of the signal lines to reduce crosstalk effectively. However, the presence of the ground conductors increases the layout complexity and results in more severe waveform distortion for the signal on the active line.
机译:提出了一种用于分析高速集成电路,封装和电路板中互连的串扰,传播延迟和脉冲失真的新颖方法。基于频域模态分析,推导了一组公式来描述具有任意线性终端阻抗的耦合互连的电压和电流传递函数,并用于获得无损多导体互连线的时域波形的解析表达式。弱耦合假设仅在边际上有效。在典型的互连配置中,受干扰线在原始信号线上的次级耦合非常重要,必须准确地预测波形。仿真结果说明了互连布局参数的影响以及源信号的上升或下降时间。显示出接地导体需要放置在每条信号线的两侧,以有效地减少串扰。但是,接地导体的存在增加了布局的复杂性,并导致活动线路上信号的波形失真更加严重。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号