首页> 外文期刊>IEEE Transactions on Circuits and Systems. 1 >A systolic architecture for high-performance scaled residue to binary conversion
【24h】

A systolic architecture for high-performance scaled residue to binary conversion

机译:脉动式体系结构,可实现高性能的残留量到二进制转换

获取原文
获取原文并翻译 | 示例
       

摘要

The scaled Chinese remainder theorem (CRT) is a very useful tool in residue arithmetic. Its properties can be exploited for the simplification and speeding-up of the conversion process. The main drawback presented by this methodology, when it is used for the output conversion, is the need of long wordlength look-up tables (LUTs) storing the correspondence among the modular numbers and the corresponding scaled terms of the CRT. This fact limits the maximum speed obtainable by this approach. In this brief, a new method for the computation of the scaled terms is presented. It has been implemented by using very small wordlength LUTs and simple arithmetic operators. The only proviso is that the moduli must be odd. The obtained architecture is very fast and due to the local interconnections is suitable for an efficient VLSI implementation.
机译:可缩放的中国余数定理(CRT)在残差算术中是非常有用的工具。可以利用其特性来简化和加快转换过程。当该方法论用于输出转换时,其主要缺点是需要长字长查找表(LUT),该表存储模块编号和CRT的相应比例项之间的对应关系。这个事实限制了通过这种方法可获得的最大速度。在此简介中,提出了一种计算比例项的新方法。它是通过使用非常小的字长LUT和简单的算术运算符实现的。唯一的条件是模数必须是奇数。所获得的体系结构非常快,并且由于本地互连而适用于有效的VLSI实现。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号