首页> 外文期刊>IEEE journal of selected topics in quantum electronics >First Near-Ultraviolet- and Blue-Enhanced Backside-Illuminated Single-Photon Avalanche Diode Based on Standard SOI CMOS Technology
【24h】

First Near-Ultraviolet- and Blue-Enhanced Backside-Illuminated Single-Photon Avalanche Diode Based on Standard SOI CMOS Technology

机译:基于标准SOI CMOS技术的第一近紫外线和蓝色增强的背面照明单光子雪崩二极管

获取原文
获取原文并翻译 | 示例
           

摘要

We present the world's first backside-illuminated (BSI) single-photon avalanche diode (SPAD) based on standard silicon-on-insulator (SOI) complementary metal-oxidesemiconductor (CMOS) technology. This SPAD achieves a good dark count rate (DCR) after backside etching, comparable to DCRs of BSI SPADs fabricated on bulk wafers. Unlike bulk-wafer-based BSI SPADs, which typically suffer from poor violet and blue sensitivity, the proposed BSI SPAD features increased near-ultraviolet sensitivity as well as significant sensitivity in the violet and blue spectral ranges, thanks to the ultrathin-body SOI. To the best of our knowledge, this is the best result ever reported for any BSI SPAD in the standard CMOS technology. In addition, it also shows high sensitivity at long wavelengths thanks to the interface between silicon and silicon-dioxide layers. Therefore, it achieves a photon detection probability over 26% at 500 nm and 10% in the 400-875 nm wavelength range at 3 V excess bias voltage. The timing jitter is 119 ps full width at half maximum at the same operation condition at 637 nm wavelength. For the proposed BSI SPAD, the buried oxide layer in SOI wafers is used as an etching stop during the wafer backside-etching process, and therefore it ensures the excellent performance uniformity in large arrays.
机译:我们以标准硅环 - 绝缘体(SOI)互补金属 - 氧化物(CMOS)技术提供了世界上第一个背面照明(BSI)单光子雪崩二极管(SPAD)。在背面蚀刻之后,该样品镜头达到了良好的黑暗计数率(DCR),与在散装晶片上制造的BSI锭剂的DCR相当。与通常患有较差紫色和蓝色敏感性的BSI Spad不同,该提出的BSI Spad具有近紫外敏感性以及紫色和蓝色光谱范围内的显着灵敏度,这归功于超薄体型。据我们所知,这是标准CMOS技术中任何BSI Spad的最佳结果。另外,由于硅和二氧化硅层之间的界面,它还显示了长波长的高灵敏度。因此,它在400-875nm波长范围内以500nm处的500nm具有超过26%的光子检测概率,在3V过量偏置电压下。时序抖动在637nm波长的相同操作条件下为119ps全宽,在相同的操作条件下。对于所提出的BSI Spad,SOI晶片中的掩埋氧化物层用作晶片背面蚀刻过程中的蚀刻停止,因此它确保了大阵列中的优异性能均匀性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号