Using Timing Constraints For Generating At-Speed Test Patterns

摘要

It is well understood that at-speed testing is a requirement for modern electronic designs. The .high clock speeds and small geometry sizes found in today's integrated circuits have led to an increase of speed-related defects.