A Methodology to Speed DFT Signoff

摘要

Shipping high-quality ICs requires that design-for-test (DFT) methodologies be included in a design. DFT provides external access at the device's I/O pins to internal registers to either control or observe state data during manufacturing test.