首页> 外文期刊>Electronics world >Digital data outputs in high-speed converters
【24h】

Digital data outputs in high-speed converters

机译:高速转换器中的数字数据输出

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

With many analogue-to-digital converters (ADCs) available for designers to choose from today, an important parameter to consider is the type of digital data outputs provided. Currently, the three most common types of digital outputs used by high-speed converters are CMOS, low-voltage differential signalling (LVDS) and current-mode logic (CML). In ADCs with sample rates below 200MSPS, it is common to find CMOS digital outputs. A typical CMOS driver consists of two transistors - NMOS and PMOS - connected between power supply (VDD) and ground; see Figure 1a. This structure results in output inversion, so, to avoid that, it's best to use the back-to-back arrangement of Figure 1b. The CMOS output-driver's input is high impedance whilst its output is low impedance. At its input, the impedance of the gates of the two CMOS transistors is quite high (ranging from kΩ to MΩ) since the gate is isolated from any conductive material by the gate oxide. At the driver's output, the impedance is governed by drain current, I_D, which is typically small, in this case lower than a few hundred ohms.
机译:对于可供设计人员可供选择的许多模拟转换器(ADC),需要考虑的重要参数是提供的数字数据输出类型。目前,高速转换器使用的三种最常见类型的数字输出是CMOS,低压差分信令(LVDS)和电流模式逻辑(CML)。在具有低于200msps的采样率的ADC中,很常见的是查找CMOS数字输出。典型的CMOS驱动器由两个晶体管 - NMOS和PMOS组成 - 连接在电源(VDD)和地之间;请参见图1A。该结构导致输出反转,因此,避免这种情况,最好使用图1b的背对后面的布置。 CMOS输出驱动器的输入是高阻抗,而输出是低阻抗。在其输入时,两个CMOS晶体管的栅极的阻抗非常高(从KΩ到MΩ),因为栅极通过栅极氧化物从任何导电材料隔离。在驾驶员的输出中,阻抗由漏极电流控制,I_D通常很小,在这种情况下低于几百欧姆。

著录项

  • 来源
    《Electronics world》 |2021年第2005期|1820|共2页
  • 作者

    Jonathan Harris;

  • 作者单位
  • 收录信息 美国《科学引文索引》(SCI);美国《工程索引》(EI);
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号