Latch up in physically merged bipolar-MOS BiCMOS structures

摘要

A two-dimensional numerical simulation study of latch up in merged bipolar-MOS structures for BiCMOS applications is presented. The results of the simulations indicate that special precautions must be exercised in designing merged transistor structures for these applications.