n-step charge injection cancellation scheme for very accurate switched current circuits

摘要

An n-step charge injection cancellation scheme for switched current (SI) circuits is presented. By modifying a recently proposed two-step SI cell so that fine memories can be cascaded, n-stage fine cell schemes are now possible. The technique has been applied to CMOS class A, class AB and GaAs class A second generation cells.