Multiple target clock distribution with arbitrary delay interconnects

摘要

A new technique is presented for multiple target clock distribution using controlled delay lines. This method is demonstrated to work with arbitrary delay lines. Simulations show that this method has strong advantages for cluster-level clock distribution, and can be applied to multichip interconnections.