Supplementary condition for STG-designed speed-independent circuits

摘要

Speed-independent CMOS circuits designed using a state transition graph (STG) method are speed-independent only if the delays of the input inverters are considered as zero-delays.