首页> 外文期刊>Electron Device Letters, IEEE >Multiple-Input Relay Design for More Compact Implementation of Digital Logic Circuits
【24h】

Multiple-Input Relay Design for More Compact Implementation of Digital Logic Circuits

机译:多输入继电器设计,可更紧凑地实现数字逻辑电路

获取原文
获取原文并翻译 | 示例
           

摘要

Multiple-input relays are proposed to enable more compact implementation of digital logic circuits, and the first functional prototypes are presented. A relay with three equally sized input electrodes is demonstrated to perform various three-input logic functions, with a delay that can be well predicted by a lumped-parameter model. Relays with differently sized input electrodes can be used to perform more complex functions. A flash-type analog-to-digital converter is presented as one example.
机译:提出了多输入继电器以实现数字逻辑电路的更紧凑实现,并提出了第一个功能原型。演示了具有三个大小相等的输入电极的继电器,可以执行各种三输入逻辑功能,并且可以通过集总参数模型很好地预测其延迟。具有不同尺寸输入电极的继电器可用于执行更复杂的功能。提出了一种闪存型模数转换器。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号