Test Generation Methods for Utilization Improvement of Hardware-Accelerated Simulation Platforms

摘要

Hardware-accelerated simulation platforms can significantly reduce the validation time. This article presents an off-platform test generation method and it compares and contrasts it against the on-platform alternative for two state-of-the-art multicore processor designs.