Simulation Model to Predict BER Based on S-Parameters of High-Speed Interconnects

摘要

This work aims to predict bounds on bit-error-rate performance of highspeed interconnects. The novelty lies in the characterization of timing jitter to achieve more accurate modeling of such interconnects.