A FPGA based implementation of Sobel edge detection

摘要

This paper examines the problem of optimizing the space requirements and latency for a field-programmable gate array (FPGA) implementation of a Sobel edge detection filter. Sobel edge detection applies horizontal and vertical convolutions to compute gradients in those respective directions, in order to highlight edges in an image.