...
首页> 外文期刊>IEEE Transactions on Circuits and Systems. II, Express Briefs >A CMOS programmable analog memory-cell array using floating-gatecircuits
【24h】

A CMOS programmable analog memory-cell array using floating-gatecircuits

机译:使用浮栅电路的CMOS可编程模拟存储单元阵列

获取原文
获取原文并翻译 | 示例
           

摘要

The complexity of analog VLSI systems is often limited by thennumber of pins on a chip rather than by the die area. Currently, manynanalog parameters and biases are stored off-chip. Moving parameternstorage on-chip could save pins and allow us to create complexnprogrammable analog systems. In this paper, we present a design for annon-chip nonvolatile analog memory cell that can be configured innaddressable arrays and programmed easily. We use floating-gate MOSntransistors to store charge, and we use the processes of tunneling andnhot-electron injection to program values. We have fabricated twonversions of this design: one with an nFET injection mechanism and onenwith a pFET injection mechanism. With these designs, we achieve greaternthan 13-bit output precision with a 39-dB power-supply rejection rationand no crosstalk between memory cells
机译:模拟VLSI系统的复杂性通常受芯片上引脚数量的限制,而不是芯片面积的限制。当前,许多模拟量参数和偏置都在片外存储。在芯片上移动参数存储可以节省引脚,并允许我们创建复杂的可编程模拟系统。在本文中,我们提出了一种用于非芯片非易失性模拟存储单元的设计,可以将其配置为不可寻址的阵列并易于编程。我们使用浮栅MOSn晶体管存储电荷,并使用隧穿和热电子注入过程来编程值。我们制造了这种设计的两种版本:一种具有nFET注入机制,另一种具有pFET注入机制。通过这些设计,我们以39dB的电源抑制比实现了超过13位的输出精度,并且存储单元之间没有串扰

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号