首页> 美国卫生研究院文献>Nanoscale Research Letters >A junctionless SONOS nonvolatile memory device constructed with in situ-doped polycrystalline silicon nanowires
【2h】

A junctionless SONOS nonvolatile memory device constructed with in situ-doped polycrystalline silicon nanowires

机译:用原位掺杂多晶硅纳米线构建的无结SONOS非易失性存储设备

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

In this paper, a silicon-oxide-nitride-silicon nonvolatile memory constructed on an n+-poly-Si nanowire [NW] structure featuring a junctionless [JL] configuration is presented. The JL structure is fulfilled by employing only one in situ heavily phosphorous-doped poly-Si layer to simultaneously serve as source/drain regions and NW channels, thus greatly simplifying the manufacturing process and alleviating the requirement of precise control of the doping profile. Owing to the higher carrier concentration in the channel, the developed JL NW device exhibits significantly enhanced programming speed and larger memory window than its counterpart with conventional undoped-NW-channel. Moreover, it also displays acceptable erase and data retention properties. Hence, the desirable memory characteristics along with the much simplified fabrication process make the JL NW memory structure a promising candidate for future system-on-panel and three-dimensional ultrahigh density memory applications.
机译:在本文中,提出了一种以无结[JL]构造为特征的n + -poly-Si纳米线[NW]结构构建的氧化硅-氮化物-硅非易失性存储器。通过仅使用一个原位重掺杂磷的多晶硅层同时用作源/漏区和NW沟道,就可以实现JL结构,从而极大地简化了制造工艺并减轻了对掺杂分布进行精确控制的要求。由于通道中较高的载流子浓度,与常规的未掺杂NW通道相比,开发的JL NW器件具有显着提高的编程速度和更大的存储窗口。此外,它还显示可接受的擦除和数据保留属性。因此,理想的存储器特性以及大大简化的制造工艺使JL NW存储器结构成为将来的面板上系统和三维超高密度存储器应用的有希望的候选者。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号