首页> 中文期刊> 《价值工程》 >一种基于FPGA的简易逻辑分析仪的设计和实现

一种基于FPGA的简易逻辑分析仪的设计和实现

         

摘要

逻辑分析仪已成为数字电路与系统实验教学的必要设备.文章采用了ARM7系列嵌入式微处理器实现了人机界面.采用了低成本、高性能FPGA设计了数据获取电路,完成了同步、触发、延迟计数和存储控制等功能模块.使用VHDL语言和模块化方法进行了FPGA的设计,确保了设计的可行性,缩短了开发周期.通过验证,设计出的低成本、普及型逻辑分析仪各项功能指标基本达到预期设计要求.%With the rapid development of digital system application, logic analyzer is needed much more in college's digital system experiment education. The hardware system makes up of MPU system&the data acquisition system. The low -cost high performance ARM7TDMI series product is used to as the system MPU. A low-cost and high performance FPGA makes up the data acquisition system. The acquisition functions is implemented in single chip. The design's integration is improved, as well as the reliability. The FPGA is designed by VHDL. System software was build based on the embedded operation system. The instrument's function of state test and timing test is all right. The result says that the design is well meet our design aim.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号