首页> 中文期刊>火力与指挥控制 >JTIDS消息字还原模块的FPGA设计

JTIDS消息字还原模块的FPGA设计

     

摘要

According to the public Linkl6 information criteria, one JTIDS message restorer is designed combining with the requirements for our army tactical data link, in which sub modules such as CCSK codes decryption, CCSK decoding, deinterleaving, and RS decoding are contained. Based on the principle of Linkl6 message restorer, the sub modules are designed and the scheme of hardware implementation is given. Systemic synthesis and simulation for the message restorer are accomplished on the Quartus II software platform with Cyclone II FPGA chip EP2C8Q208C8, and verification is done on the development board with Cyclone II FPGA chip. The hardware product could be used to test and evaluate the function of the data link and so on.%根据公开的关于Link16数据链的信息标准并结合我军对战术数据链的具体要求,设计了一种JTIDS终端消息字还原模块,该模块包含CCSK码字解密,CCSK译码,解交织,RS译码等一系列基带数据处理过程.首先介绍了Link16数据链消息字还原模块的原理,对其各个子处理模块进行了设计并提出了硬件实现方案,然后在Quartus Ⅱ环境下选择Cyclone Ⅱ系列的EP2C8Q208C8 FPGA芯片进行了JTIDS消息字还原模块的系统级综合与仿真,并在该芯片的开发板上进行了验证,硬件成品可用于JTIDS终端功能测试与评估等多种场合.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号