首页> 中文期刊> 《计算机技术与发展》 >一种CMOS1/2Mbps3.3V1553B收发器的设计与实现

一种CMOS1/2Mbps3.3V1553B收发器的设计与实现

         

摘要

1553B bus is a general-purpose digital bus,which is widely used in aerospace,aviation and military fields. But with the techno-logical development of application systems,the original transmission rate of 1 Mbps transceiver cannot meet the applied demand. There-fore,propose a 2 Mbps transceiver system architecture,and is compatible for transfer rate of 1 Mbps. This transceiver fabricates in a 0. 35μm single-poly CMOS technology process. Test results of the transceiver show that,at a data rate of 1 Mbps,the transceiver meets the re-quirement of 1553B bus protocol,and at a data rate of 2 Mbps,a Bit Error Rate (BER) of better than<10-12 is used a criterion. The stat-ic power consumption of the transceiver is 17 mA from a supply voltage of 3. 3 V.%1553B总线是一种广泛用于航天、航空以及军事领域内的通用数字总线。但随着应用系统的技术发展,原有1 Mb-ps传输速率的收发器已经不能满足使用需求,因此文中提出一种2 Mbps的收发器系统结构,并兼容1 Mbps的传输速率。该收发器采用0.35μm single-poly CMOS工艺实现,流片测试结果表明,在1 Mbps速率下,该收发器完全满足1553B总线协议要求。在2 Mbps速率下,收发器的传输误码率小于10-12。在3.3 V工作电压下,收发器静态功耗为17 mA。

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号