首页> 中文期刊>计算机仿真 >基于功耗敏感性的降低嵌入式电路功耗方法

基于功耗敏感性的降低嵌入式电路功耗方法

     

摘要

研究降低嵌入式系统的功耗问题.由于频繁进行电容充放电,以及晶体管瞬间导通所产生的动态和静态消耗过大,传统的嵌入式硬件系统中,大规模CMOS电路在工作状态切换存在电路的功耗过高的缺点.为解决上述问题,提出通过对动态功耗和静态功耗的产生及功耗模型进行研究,采用功耗敏感性分析的嵌入式降低功耗方法,通过分析电路的功耗敏感度,设计出功率消耗较低的电路,克服传统方法的弊端.实验表明,改进方法能够大幅降低嵌入式CMOS电路的消耗功率,取得了很好的效果,为设计提供了依据.%Research reducing the power consumption of embedded system. In the traditional embedded hardware systems, large-scale CMOS circuits in working status switch frequently between charge and discharge, leading to the problem of high power consumption. This article researched the dynamic and static power consumption and the power consumption model, and proposed a low power method based on power consumption sensitivity. Through the analysis of sensitivity, the low power consumption of the circuit was designed. The experimental results show that the proposed method can reduce the power consumption of the embedded CMOS circuits, and good results have been achieved.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号