首页> 外文会议>IMAPS/ACERS International Conference and Exhibition on Ceramic Interconnect and Ceramic Microsystems Technologies >Nanoscale SiC Sintered Structures for Advanced Microsystems and Power Electronics Packaging
【24h】

Nanoscale SiC Sintered Structures for Advanced Microsystems and Power Electronics Packaging

机译:纳米级SIC烧结结构,用于高级微系统和电力电子包装

获取原文

摘要

High temperature electronics packaging and advanced microsystems have been looked at as two application areas where nanoscale SiC can enhance the system performance. Nanoscale SiC samples were produced by a novel method called Plasma Pressure Compaction. The microstructures of the samples were studied. Properties of nanoscale SiC such as electrical resistivity and hardness that are critical for the above-mentioned applications; were measured. Comparisons with the literature values of these properties have reinforced the importance of a systematic study of the microstructural evolution and structure-property relationships of nanoscale SiC. The master sintering curve approach is described which will be applied to nanoscale SiC in order to model the densification, grain growth and structure-property relations in a future study.
机译:高温电子包装和先进的微系统已被视为两种应用领域,其中纳米级SIC可以增强系统性能。纳米级SiC样品由称为等离子体压力压实的新方法产生。研究了样品的微观结构。纳米级SiC的性质如电阻率和硬度对上述应用至关重要;测量了。这些性质的文献价值的比较增强了系统研究纳米级SiC的微观结构演化和结构性质关系的系统研究。描述了主烧结曲线方法,其将应用于纳米级SiC,以便在未来的研究中模拟致密化,晶粒生长和结构性关系。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号