首页> 外文会议>IEEE VLSI-TSA International Symposium on VLSI Design >JPEG2000 encoder architecture design with fast EBCOT algorithm
【24h】

JPEG2000 encoder architecture design with fast EBCOT algorithm

机译:JPEG2000编码器架构设计与快速EBCOT算法

获取原文

摘要

This paper presents an architecture design for JPEG2000 with a fast algorithm in EBCOT. The EBCOT algorithm takes advantages of resolution and SNR scalability together with a random access property, but its complexity also becomes the bottleneck of JPEG2000. In this paper, the authors proposed a fast algorithm that uses two speed-up methods for EBCOT context modeling. The gate counts of JPEG2000 design is about 105.9 K gate with TSMC 0.25 /spl mu/m technology. It can encode 4.2 million pixels per second at 40 MHz.
机译:本文介绍了JPEG2000的架构设计,具有快速eBcot算法。 EBCOT算法与随机访问属性一起具有分辨率和SNR可伸缩性的优点,但其复杂性也成为JPEG2000的瓶颈。在本文中,作者提出了一种快速算法,它使用两个加速方法进行EBCot上下文建模。 JPEG2000设计的栅极计数约为105.9 k门,具有TSMC 0.25 / SPL MU / M技术。它可以在40 MHz中编码每秒420万像素。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号