首页> 外文会议>ACM/IEEE international symposium on Low power electronics and design >Cross-over current suppressing latch compared to state-of-the-art for low-power low-frequency applications with resonant clocking
【24h】

Cross-over current suppressing latch compared to state-of-the-art for low-power low-frequency applications with resonant clocking

机译:与谐振时钟的低功耗低频应用相比,交叉电流抑制闩锁相比,用于低功耗低频应用

获取原文
获取外文期刊封面目录资料

摘要

Eleven latch circuits for ultra-low-power applications with resonant clocking are compared in terms of energy dissipation (the main focus of this work), propagation delay, set-up, and hold time in a wide range of operating frequencies and supply voltages. Transistor-level simulations in a 0.18 μm process point out that the ratioless circuit Cut Cross-over current latch (CC-Latch) saves up to 15% energy towards the second best competitor in low- to mid-frequency applications. The improved efficiency is due to the suppression of the excess of cross-over current, by switching of the pull-up or the pull-down network alternatively in the forward inverter of the latch.
机译:在节能(本工作的主要焦点),传播延迟,设置和在各种工作频率和电源电压中的持续时间和电压下,将具有共振时钟的超低功耗应用的11个锁存电路。 0.18μm工艺中的晶体管级模拟指出,Ratioless电路切断交叉电流锁存器(CC-LATCH)在低至中频应用中的第二个最佳竞争对手可节省高达15%的能量。提高效率是由于抑制了锁定的前向逆变器中的上拉或下拉网络的超越电流。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号