首页> 外文会议>NORCHIP Conference >An FPGA Implementation of the Time Domain Deadbeat Algorithm for Control Applications
【24h】

An FPGA Implementation of the Time Domain Deadbeat Algorithm for Control Applications

机译:控制应用时域旋转算法的FPGA实现

获取原文

摘要

This paper proposes a way of implementing a deadbeat controller in FPGA. The focus is on the FPGA implementation of the digital controller. The emphasis is on the software tools for design and simulation of FPGA based hardware for control applications. The FPGA is interfaced to the controlled process by means of serial analog to digital converter (ADC) and digital to analog converter (DAC). The hardware interface to the ADC and DAC is also described. The experimental results present the method application to a case study: control of a DC motor. The main contribution is the method for design and simulation of control hardware implemented in FPGA.
机译:本文提出了一种在FPGA中实施一条天动控制器的方法。重点是数字控制器的FPGA实现。重点是用于控制应用的FPGA硬件的设计和仿真软件工具。 FPGA通过串行模拟转换为数字转换器(ADC)和数字到模拟转换器(DAC),FPGA与受控过程接口。还描述了ADC和DAC的硬件接口。实验结果将方法应用于案例研究:DC电动机的控制。主要贡献是在FPGA中实现的控制硬件的设计和仿真方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号