首页> 外文会议>International symposium on broadcasting technology >VLSI ARCHITECTURE OF SINGLE CHIP MPEG AUDIO DECODER FOR DAB
【24h】

VLSI ARCHITECTURE OF SINGLE CHIP MPEG AUDIO DECODER FOR DAB

机译:用于DAB的单芯片MPEG音频解码器的VLSI架构

获取原文

摘要

With the development of Digital Audio Broadcasting (DAB), a large number of DAB receivers will be needed, so the Application Specific Integrated Circuits in DAB receivers must be designed and fabricated. In DAB, the ISO/MPEG-Audio Layer II standard(MUSICAM) is used as the source coding algorithm. In this paper, the MUSICAM decoder is analyzed, and in order to obtain the optimum VLSI implementation for the MUSICAM decoder, a decoder hardware algorithm is developed. Base on the hardware algorithm and the tradeoff among speed, accuracy and cost, a feasible VLSI architecture of single chip MPEG audio decoder for DAB is designed and verified by VHDL/Logic simulation.
机译:随着数字音频广播(DAB)的开发,将需要大量的DAB接收器,因此必须设计和制造DAB接收器中的专用集成电路。在DAB中,ISO / MPEG - 音频层II标准(MUSICAM)用作源编码算法。在本文中,分析了音乐解码器,并且为了获得音乐解码器的最佳VLSI实现,开发了解码器硬件算法。基于硬件算法和速度,精度和成本之间的权衡,通过VHDL /逻辑仿真设计和验证了DAB的单芯片MPEG音频解码器的可行VLSI架构。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号