首页> 外文会议>Workshop on New security paradigms workshop >A Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-on-Chip Fault Diagnosis
【24h】

A Partition-Based Approach for Identifying Failing Scan Cells in Scan-BIST with Applications to System-on-Chip Fault Diagnosis

机译:基于分区的Scan-BIST中故障扫描单元的识别方法及其在片上系统故障诊断中的应用

获取原文
获取外文期刊封面目录资料

摘要

We present a new partition-based fault diagnosis technique for identifying failing scan cells in a scan-BIST environment. This approach relies on a two-step scan chain partitioning scheme. In the first step, an interval-based partitioning scheme is used to generate a small number of partitions, where each element of a partition consists of a set of scan cells. In the second step, additional partitions are created using an earlier-proposed random-selection partitioning method. Two-step partitioning leads to higher diagnostic resolution than a scheme that relies only on random-selection partitioning, with only a small amount of additional hardware. The proposed scheme is especially suitable for a system-on-chip (SOC) composed of multiple embedded cores, where test access is provided by means of a TestRail that is threaded through the internal scan chains of the embedded cores. We present experimental results for the six largest ISCAS-89 benchmark circuits and for two SOCs crafted from some of the ISCAS-89 circuits.
机译:我们提出了一种新的基于分区的故障诊断技术,用于识别scan-BIST环境中出现故障的扫描单元。此方法依赖于两步扫描链分区方案。第一步,使用基于间隔的分区方案来生成少量分区,其中分区的每个元素都由一组扫描单元组成。第二步,使用较早提出的随机选择分区方法创建其他分区。与仅依赖随机选择分区的方案相比,两步分区导致的诊断分辨率更高,仅需少量的附加硬件即可。所提出的方案特别适用于由多个嵌入式内核组成的片上系统(SOC),其中通过TestRail提供测试访问,该TestRail穿过嵌入式内核的内部扫描链。我们提供了六个最大的ISCAS-89基准电路以及一些ISCAS-89电路制作的两个SOC的实验结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号