We present a method for the automatic generation of test vectorsfor functional verification, giving the advantages of random anddirected testing. We show the use of a formal specification as input toa test generator. We present techniques for the efficient implementationof the generator. We discuss our experience with this method applied tocommercial designs. We show how our approach is a stepping stone towardspractical formal verification
展开▼