首页> 外文会议>International Symposium on Power and Timing Modeling, Optimization and Simulation >3DBUFFBLESS: A novel buffered-bufferless hybrid router for 3D Networks-on-Chip
【24h】

3DBUFFBLESS: A novel buffered-bufferless hybrid router for 3D Networks-on-Chip

机译:3DBUFFBLESS:用于3D片上网络的新型缓冲无缓冲混合路由器

获取原文

摘要

This paper presents the design, simulation implementation and evaluation of a novel 3D NoC router that combines buffered and bufferless routing. Our proposal is an asymmetrical router that is buffered in the z dimension and bufferless in the x- and y dimensions. Experimental results show that the proposed router effectively combines the advantages of both buffered and bufferless routers. Compared to baseline buffered-only and bufferless-only routers, by achieving higher routing efficiency and significantly higher performance than state-of-the-art bufferless routers, while maintaining low area and power consumption. According to the experimental results, the proposed router performance degrades more gracefully than a bufferless router's. More specifically, the proposed router achieves a latency improvement of 10-20% below the network saturation point (the traffic load value above which network performance degrades significantly) and 44-48% above, compared to 3D bufferless routers proposed in the literature, when prototyped in FPGA technology.
机译:本文介绍了结合了缓冲和无缓冲路由的新型3D NoC路由器的设计,仿真实现和评估。我们的建议是在z维度上缓冲,在x和y维度上无缓冲的非对称路由器。实验结果表明,所提出的路由器有效地结合了缓冲和无缓冲路由器的优点。与基准的仅缓冲和无缓冲路由器相比,与现有技术的无缓冲路由器相比,它具有更高的路由效率和显着更高的性能,同时又保持了较低的面积和功耗。根据实验结果,与无缓冲路由器相比,拟议的路由器性能下降得更为平稳。更具体地说,与文献中提出的3D无缓冲路由器相比,所提出的路由器在网络饱和点以下(网络负载明显降低的流量负载值)实现了10-20%的延迟改进,而在网络饱和点以下实现了44-48%的延迟改进。 ,以FPGA技术为原型。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号