A full-chip ESD simulation flow

摘要

An ESD simulation flow that has been demonstrated on 14 nm products is described. Due to Moore's Law, ESD protection devices are having an increasingly large impact on silicon area, power, and capacitance. A number of real-world examples demonstrating how the simulation flow improved these areas are provided.