首页> 外文会议>IEEE International Solid-State Circuits Conference >A 28nm High-#x03BA; metal-gate single-chip communications processor with 1.5GHz dual-core application processor and LTE/HSPA+-capable baseband processor
【24h】

A 28nm High-#x03BA; metal-gate single-chip communications processor with 1.5GHz dual-core application processor and LTE/HSPA+-capable baseband processor

机译:具有1.5GHz双核应用处理器和具有LTE / HSPA +功能的基带处理器的28nm高κ金属门单芯片通信处理器

获取原文

摘要

The increase in the use and number of smartphone devices is causing heavy data traffic volumes on existing 3G mobile wireless networks. LTE, often referred to as 4G, offers true mobile broadband. It is a new network and access technology that provides new spectrum resources, much increased spectral efficiency, higher throughputs (150Mb/s with higher rates to come), at lower latency and it uses an IP-based infrastructure. LTE is the solution to mitigate the traffic load issue and it is being rolled out around the world. The proposed communication processor R-Mobile U2 (RMU2) achieves single-chip integration of a 1.5GHz dual-core application processor and a triple mode (GSM/WCDMA/LTE) base-band processor. Key design highlights of the RMU2 are: 1) A 28nm HKMG high-performance and low-leakage (HPL) CMOS bulk process achieves an optimal balance between both low leakage current and high performance. 2) A CPU clock control mechanism, called the “power saver”, limits the CPU power so as not to exceed a threshold level and to reduce IR drop. 3) The internal power domain is separated into 33 sub-blocks with I/O NMOS power switches [1] to minimize leakage current of any unused sub-block. 4) A dual-mode low-leakage SRAM [2] achieves low standby current in addition to conventional memory characteristics.
机译:智能手机设备的使用和数量的增加正在导致现有3G移动无线网络上大量数据流量。 LTE,通常称为4G,可提供真正的移动宽带。它是一种新的网络和接入技术,它以较低的延迟提供了新的频谱资源,大大提高了频谱效率,提高了吞吐量(150Mb / s,速率更高),并使用了基于IP的基础架构。 LTE是缓解流量负载问题的解决方案,并且正在全球范围内推广。拟议中的通信处理器R-Mobile U2(RMU2)实现了1.5GHz双核应用处理器和三重模式(GSM / WCDMA / LTE)基带处理器的单芯片集成。 RMU2的主要设计亮点是:1)28nm HKMG高性能和低泄漏(HPL)CMOS大容量工艺在低泄漏电流和高性能之间实现了最佳平衡。 2)一种称为“节能器”的CPU时钟控制机制限制了CPU的功率,以使其不超过阈值水平并减少IR下降。 3)内部电源域通过I / O NMOS电源开关[1]分为33个子块,以最小化任何未使用子块的泄漏电流。 4)双模低泄漏SRAM [2]除了传统的存储特性外,还具有较低的待机电流。

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号