One look into the future of CMOS chip design

摘要

Both the physics and financial challenges of CMOS scaling to 22nm and beyond will be discussed. The effects of the possible slowing of future CMOS technology generations on CMOS chip design and methodology will be hypothesized.