首页> 外文会议>Learning today for tomorrow's demands >FEASIBILITY ANALYSIS METHODOLOGY FOR STACKED-DIE VS. SINGLEDIE PACKAGE CONSIDERATIONS
【24h】

FEASIBILITY ANALYSIS METHODOLOGY FOR STACKED-DIE VS. SINGLEDIE PACKAGE CONSIDERATIONS

机译:叠层模具VS的可行性分析方法。单件包装注意事项

获取原文
获取原文并翻译 | 示例

摘要

Industry trends have led a number of companies, includingrnMotorola, to investigate the technical and cost trade-offs ofrnsingle versus stacked-die packaging options. The widernapplication possibilities for stacked-die packaging across thernsemiconductor industry has raised the question of whenrnthese solutions are best suited for new applications. Earlyrntechnical and cost feasibility analyses are critical tornunderstanding the packaging solution benefits and risks asrnwell as highlighting the key technical considerations thatrncan enable the most cost effective and manufacturablernsolution. Feasibility considerations such as: package area,rnpackage & assembly cost, die & assembly yields, substraterndesign complexity, manufacturability, die aspect ratios,rnperformance, customer requirements and test methodologyrnare areas that need to be investigated to help make earlyrndecisions on the type of packaging option that is mostrnsuitable for the application being considered. This paperrnwill discuss the feasibility analysis methodology andrnconsiderations for stacked-die versus single-die packagernoptions and show a number of ways to mitigate some of thernmanufacturing risks associated with stacked-die packaging
机译:行业趋势已导致包括Motorola在内的许多公司研究单一与堆叠管芯封装选项的技术和成本之间的权衡。整个半导体行业中用于堆叠芯片封装的更广泛的应用可能性提出了一个问题,即这些解决方案何时最适合新应用。早期的技术和成本可行性分析对于理解包装解决方案的好处和风险至关重要,同时强调了可以实现最具成本效益和可制造性的解决方案的关键技术考虑因素。可行性考虑因素,例如:封装面积,封装和组装成本,芯片和组装良率,基板设计复杂性,可制造性,芯片纵横比,性能,客户要求和测试方法,需要进行调查以帮助及早确定封装类型的领域最适合正在考虑的应用程序。本文将讨论堆叠式晶粒封装与单晶粒封装选项的可行性分析方法和注意事项,并展示许多减轻与堆叠晶粒封装相关的制造风险的方法

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号