Implementation of a digital phase-locked loop on a vector processor

摘要

A digital phase-locked loop (DPLL) has been implemented as part of a demodulator that reproduces data signals telemetered over a radio link.This paper describes the design of the DPLL and its implementation on a vector-processing card for real-time operation; also described is the automatic gain control (AGC) placed in front of the DPLL.