Improving Delay Test Quality for Boundary Scan Circuit

摘要

A rearrangement algorithm determining an efficient order of boundary scan latches, and the robust path delay falut test generation with the help of Automatic Test Pattern Generation programm are discussed in order to improve delay test quality. All procedures presented in this paper have been implemented with C programmming language. Experimental results of the delay fault simulation indicate that the algorithm improves delay test quality obviously.