首页> 外文会议>IC Design amp; Technology, 2007 IEEE International Conference on >Mechanisms for Junction Degradation of Advanced MOSFETs Induced by Plasma Processing
【24h】

Mechanisms for Junction Degradation of Advanced MOSFETs Induced by Plasma Processing

机译:等离子体处理引起的高级MOSFET结退化的机理

获取原文
获取原文并翻译 | 示例

摘要

MOSFETs with high-k gate stack (HfAlOx/SiO2) and those with SiO2 showed characteristic degradation induced by Ar-based Electron Cyclotron Resonance (ECR) plasma, i.e., the increase in off-state leakage current (Ioff). The measurements of all source-to-drain current paths in MOSFETs revealed that the leakage through S/D-body junction was dominant. For both cases of the high-k gate stack and SiO2, n-MOSFETs receive more severe damage than p-MOSFETs. It was found that difference of the gate leakage between high-k gate stack and SiO2 impacts on the junction degradation. C-V measurement identified that a root cause of the leakage increase is attributed to plasma-induced defect generation in the junction region.
机译:具有高k栅极叠层(HfAlOx / SiO2)和具有SiO2的MOSFET表现出基于Ar的电子回旋共振(ECR)等离子体引起的特性退化,即截止态泄漏电流(Ioff)的增加。对MOSFET中所有源极到漏极电流路径的测量表明,通过S / D体结的泄漏是主要的。对于高k栅极叠层和SiO2而言,n-MOSFET的损坏要比p-MOSFET严重。发现高k栅叠层和SiO 2之间的栅漏差异对结劣化有影响。 C-V测量确定泄漏增加的根本原因归因于在接合区域中等离子体引起的缺陷的产生。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号