Dynamically Trace Scheduled VLIW Architectures

摘要

This papcr presents a new architecture organisation, the dynamically trace scheduled VLIW (DTSVLIW), that can be used to implement mechines that execute the code of current RISC or CISC instruction set architectures in a VLIW fashion, with backward code compatibility.