首页>
外国专利>
GALOIS FIELD MULTIPLIER AND GALOIS FIELD MULTIPLYING METHOD
GALOIS FIELD MULTIPLIER AND GALOIS FIELD MULTIPLYING METHOD
展开▼
机译:Galois场乘数和Galois场乘法
展开▼
页面导航
摘要
著录项
相似文献
摘要
PROBLEM TO BE SOLVED: To enable executing whole different standards by means of a method in terms of an expenditure effect by supporting multiple different communication standards like the one provided with plural different symbol sizes, Galois fields and primitive polynomial formulas. ;SOLUTION: In a shift up block 18, a B-operand 16 is shifted to the left for a certain number of positions in accordance with the correlative size of the Galois field GF and, then, a low-order bit is set to zero. An AND block 20 includes a 64-AND gate. Logical products are mutually obtained in the whole combinations of A(7:0) with BTMP(7:0). An input operand B and a primitive polynomial formula PP signal are shifted to the left in accordance with the size of GF and an output 20 is shifted to the right. The signals are shifted so that a MULT XOR(multiple exclusive ORs) array is operated by the correctly same hardware provided with the only two delays of an XOR gate/block on the whole fields.;COPYRIGHT: (C)1999,JPO
展开▼