首页>
外国专利>
System and method for topology selection to minimize leakage power during synthesis
System and method for topology selection to minimize leakage power during synthesis
展开▼
机译:用于拓扑选择以最小化合成期间的泄漏功率的系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A system for topology selection to minimize leakage power during synthesis, wherein the system is configured to receive a circuit model that has one or more circuit gates. The system is further configured to receive a library having one or more logic gates, wherein each logic gate has a topology and the leakage sensitivities for each of the topologies is calculated. The system is then configured to synthesize a new circuit model by selecting one or more of the topologies based on its leakage sensitivities, wherein the new circuit model has reduced current leakage.
展开▼