首页>
外国专利>
SCAN COMPRESSION ARCHITECTURE FOR A DESIGN FOR TESTABILITY COMPILER USED IN SYSTEM-ON-CHIP SOFTWARE DESIGN TOOLS
SCAN COMPRESSION ARCHITECTURE FOR A DESIGN FOR TESTABILITY COMPILER USED IN SYSTEM-ON-CHIP SOFTWARE DESIGN TOOLS
展开▼
机译:片上系统软件设计工具中使用的可编译性编译器设计的SCAN压缩架构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A scan compression architecture for a design for testability compiler used in system-on-chip software design tools includes a first scan architecture including a first scan compressor/decompressor configuration connected to a first predetermined set of pins, and a second scan architecture including a second scan compressor/decompressor configuration connected to a subset of the pins. The first scan architecture is selectively enabled for executing a scan test with a low time. The second scan architecture is for executing a scan test with high parallelism.
展开▼