首页>
外国专利>
Static timing analysis of integrated circuit designs with flexible noise and delay models of circuit stages
Static timing analysis of integrated circuit designs with flexible noise and delay models of circuit stages
展开▼
机译:具有灵活噪声和电路级延迟模型的集成电路设计的静态时序分析
展开▼
页面导航
摘要
著录项
相似文献
摘要
Systems, apparatus, and methods of static timing analysis for an integrated circuit design in the presence of noise are disclosed. The integrated circuit design may be partitioned into a plurality of circuit stages. A timing graph including timing arcs is constructed to represent the timing delays in circuit stages of the integrated circuit design. A model of each circuit stage may be formed including a model of a victim driver, an aggressor driver, a victim receiver, and a victim net and an aggressor net coupled together. For each timing arc in the timing graph, full timing delays may be computed for the timing arcs in each circuit stage.
展开▼