Automatic Test Pattern Generation for Synchronous Sequential Circuits

摘要

The main subject of this thesis in Automatic Test Pattern Generation (ATPG) for211u001esynchronous sequential, Boolean and three-state circuits using the single stuck-211u001eat fault model. Sequential circuits have the capability to store information from 211u001ethe past into memory, which forms the state of the circuit.