...
机译:Design for Testability Method to Avoid Error Masking of Software-Based Self-Test for Processors
Nara Institute of Science and Technology (NAIST), Ikoma-shi, 630-0192 Japan;
software-based self-test; processor; test program template; design for testability; error masking; at-speed testing;