Test Scheduling for Multi-Clock Domain SoCs under Power Constraint

摘要

This paper presents a power-constrained test scheduling method for multi-clock domain SoCs that consist of cores operating at different clock frequencies during test. In the proposed method, we utilize virtual TAM to solve the frequency gaps between cores