Procedure for length matching of daisy-chained clock and command/address/control signal traces including via length compensation

摘要

High-speed DDR3 and DDR4 memory requires tight length matching between clock and data traces so that signal timing parameters can be met. In this paper, we look at the length matching between clock and command/address/control (CAC) on daisychained signal