Challenges and opportunities in low-power design enablement

摘要

At 32nm and beyond, SoC designs will become more challenging and achieving low-power targets requires a new working model between Design and Process teams. There are significant opportunities for lowering power at the interface of design and process technologies. This talk addresses these opportunities and discusses the critical role of Design Enablement function.