首页> 外文会议>IEEE International Symposium on Parallel Distributed Processing >Hierarchical phasers for scalable synchronization and reductions in dynamic parallelism
【24h】

Hierarchical phasers for scalable synchronization and reductions in dynamic parallelism

机译:分层相位器,可扩展同步和减少动态并行性

获取原文

摘要

The phaser construct is a unification of collective and point-to-point synchronization with dynamic parallelism. This construct gives each task the option of synchronizing on a phaser in signal-only/wait-only mode for producer/consumer synchronization or signal-wait mode for barrier synchronization. A phaser accumulator is a reduction construct that works with phasers in a phased setting. Phasers and accumulators support dynamic parallelism i.e., they allow dynamic addition and removal of tasks from the synchronizations and reductions that they support. Past implementations of phasers and phaser accumulators have used a single master task to advance a phaser to the next phase and to perform computations for lazy reductions, while also supporting dynamic parallelism. Though the single master approach provides an effective solution for modest levels of parallelism, it quickly becomes a scalability bottleneck as the number of threads increases. To address this limitation, we propose an approach based on hierarchical phasers for scalable synchronization and hierarchical accumulators for scalable reduction. Our approach also includes tunable initialization parameters that specify the degree and number of tiers for the phaser hierarchy, thereby allowing different values to be chosen for different platforms. Our performance results show significant scalability benefits from our approach. To the best of our knowledge, this is the first approach to support hierarchical synchronization and reductions in the presence of dynamic parallelism.
机译:相位器构造是与动态并行性的集体和点对点同步的统一。该构造给出了每个任务,可以选择在仅用于生产者/消费者同步或信号等待模式的信号/消费者同步或用于屏障同步的信号等待模式下同步。 Phaser累加器是一种减少构造,其在相控设置中使用相位仪。相位仪和蓄电池支持动态并行性即,它们允许从同步和减少它们支持的同步添加和删除任务。过去的分类器和Phaser累加器的实现已经使用单个主任务来前进到下一阶段的相位器,并执行延迟减少的计算,同时也支持动态并行性。虽然单个主方法为适度的平行度提供了有效的解决方案,但随着线程的数量增加,它很快就会成为可扩展性瓶颈。为了解决此限制,我们提出了一种基于分层相位器的方法,用于可扩展同步和分层累加器,可降低。我们的方法还包括可调谐初始化参数,用于指定Phaser层次结构的层数和数量,从而允许为不同的平台选择不同的值。我们的性能结果显示了我们的方法的显着可扩展性。据我们所知,这是第一种支持动态并行性存在下等级同步和减少的方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号