首页> 外文会议>IEEE International Conference on Design and Test of Integrated Micro and Nano-Systems >Ultra-Low Power (4nW), 0.6V Fully-Tunable Bump Circuit operating in Sub-threshold regime
【24h】

Ultra-Low Power (4nW), 0.6V Fully-Tunable Bump Circuit operating in Sub-threshold regime

机译:超低功率(4NW),在子阈值方案中运行的0.6V全调凸块电路

获取原文

摘要

A compact, ultra-low power (4nW), low supply voltage (0.6V) Gaussian-bump circuit architecture for Radial Basis Functions implementation is presented. It consists of only ten transistors, all operating in sub-threshold. The Gaussians center, height and width are independently and electronically controlled. The proposed architecture is used as a building block to construct a 2 – D Gaussian cascaded bump structure, demonstrating its dimensional scalability. Proper operation, sensitivity and accuracy are confirmed via theoretical analysis and simulation. The presented architectures were realized in TSMC 90nm CMOS process and were simulated using the Cadence IC Suite.
机译:介绍了用于径向基函数实现的紧凑,超低功耗(4NW),低电源电压(0.6V)高斯凸块电路架构。 它仅由十个晶体管组成,所有这些都在子阈值中运行。 高斯中心,高度和宽度独立和电子控制。 所提出的架构用作构建块,以构造2-D高斯级联凸块结构,展示其尺寸可扩展性。 通过理论分析和仿真确认了适当的操作,灵敏度和准确性。 呈现的架构是在TSMC 90nm CMOS过程中实现的,并使用Cadence IC Suite进行了模拟。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号